

## SciSci Research

サイサイ・リサーチ





# Hensel CPU Arithmetic Logic Units

Circuit Design for Exact Computing with 2-adic Arithmetic

James Douglas Boyd

SciSci Research, Inc.
Boulder, Colorado, United States

Copyright © 2025 by SciSci Research, Inc. All Rights Reserved.

## **Citation Format:**

www.sci-sci.org

Boyd, J.D. (2025). Hensel CPU Arithmetic Logic Units: Circuit Design for Exact Computing with 2-adic Arithmetic. SciSci Inventions, 1(3). DOI: 10.5281/zenodo.17065633

CONTENTS

# **Contents**

1	2-Adic Arithmetic Logic	2
2	2AALUs and Hensel Processor Arithmetic 2.1 Circuit Design	
3	2AALUs and the CPU 3.1 2AALU Packaging and	5
	Nested Design	5
	<ul> <li>3.2 π-Sequence Passing</li></ul>	6
	3.4 Parallelization and Scaling	

## 1 2-Adic Arithmetic Logic

The Hensel CPU is being developed by SciSci Research and Future Computing to realize an exact computing capability to replace floating-point computation. Unlike floating point numbers, which are approximations of numbers in R, the Hensel CPU performs exact arithmetic in  $\mathbb{Q}_2$ , or, moreover, on finite encodings of 2-adic numbers. Arithmetic operations are executed in the Hensel CPU processor by 2-adic arithmetic logic units (2AALUs). At the circuit level, 2AALU operations on FC-3-2025-encoded operands (i.e., finite encodings of coefficients of 2-adic expansions) are performed via combinational logic by Boolean logic gates. Indeed, coefficient values in 2-adic expansions are either 0 or 1, as, in turn, are the entries in FC-3-2025 encodings of operands. Thus, exact computing in  $\mathbb{Q}_2$  with the Hensel CPU is compatible with extant MOSFET technology; 2AALUs compute in bits with nothing so exotic as AND and XOR gates.

Previous reports on the Hensel CPU and Virtual Hensel I, written to introduce and demonstrate architecture and functionality (particularly regarding the processor), have done so at the expense of giving a circuitlevel description of 2AALUs. Instead, for purposes of convenience, a description of 2AALU operations has been given in terms of "hop calculus", a higher-level description of 2AALU operations that abstracts away circuit-level logic. However, being given without reference to combinational logic, previous reports have failed to convey the simplicity and consistency with which 2AALU design accords with the rest of the Hensel CPU. Thus, it is necessary that a resource be provided on the fine details of 2AALU arithmetic; the following report is written for this purpose.

Necessarily building upon previous reports, the discussion herein offers recapitulation of hitherto-covered topics sparingly. Readers are encouraged to read previous reports as prerequisite material.

# 2 2AALUs and Hensel Processor Arithmetic

## 2.1 Circuit Design

The Hensel processor performs exact arithmetic in a largely parallelized fashion (plus a small O(n) term). Processor combinational logic takes place in a circuit involving many 2AALUs. The circuit itself can, with some abstraction, be viewed as a tree whose vertices are 2AALUs.

The multi-level, nested design of the Hensel processor has been subject to extensive discussion in previous reports. Often, in discussion of the 2AALU cluster, one specifies its nest depth,  $\mathcal{L}$ . For instance, the Virtual Hensel I processor cluster is of nest depth 5 (+2), i.e., it has five 2AALU levels and two additional levels (one for the clustered processor registers,  $\mathcal{C}_{PR}$ , at level  $\ell=1$  and one for the master processor register and master 2AALU,  $\mathcal{M}_{PR}$  and  $\mathcal{M}_{AALU}$ , at level  $\ell=\mathcal{L}$ ). At the circuit level, a processor with nest depth  $\mathcal{L}$  will have a circuit tree with  $2+2^{\mathcal{L}-2}$  vertices (with each tree being a DAG,  $\mathcal{M}_{PR}$  being the source vertex, and the  $\mathcal{C}_{PR}$  being the sink vertices.)

2AALUs perform arithmetic on operands according to FC-2-2025 instructions, which guide the 2AALUs in modifying the entries in FC-3-2025 operand encodings. 2AALUs perform modifications in a multi-level fashion, with a processor of nest depth  $\mathcal{L} = n \ (+2)$  performing modifications on length-n operands, with each entry modified by a 2AALU at a different level. Thus, each entry is modified by a different vertex at a different level in the circuit tree. We write the levels in descending order, beginning with the source,  $\mathcal{M}_{PR}$ , at  $\ell=\mathcal{L}$  and ending with the  $\mathcal{C}_{\mathsf{PR}}$  sinks at  $\ell=1$ . In terms of level-wise modification, the leftmost entry in the operand is modified by a 2AALU at level  $\ell = \mathcal{L} - 1$  and the rightmost entry is modified by a 2AALU at level  $\ell=2$ .

2AALUs receive two kinds of inputs. Each circuit tree includes an initiator input  $\Psi$ , issued from level  $\ell=\mathcal{L}$ , which is always of value 1.

Each 2AALU also has its own modificatory input Φ, whose value depends on the FC-2-2025 instruction for the arithmetic at hand.

# 2.2 Combinational 2AALU Logic

The first 2AALU is found at level  $\ell = \mathcal{L} - 1$ .  $\Psi$ sends a 1 to both the XOR and AND gates of this  $\ell = \mathcal{L} - 1$  2AALU. The 2AALU gates also receive a  $\Phi$  input. One of the gates, fed this input pair from  $\Psi$  and  $\Phi$ , will give a 1 as output, the other 0. Each gate provides input for a 2AALU at the next level, giving a tree structure as illustrated in Figure 1. A 2AALU is thus a tuple (AND, XOR,  $\Phi$ ), and the circuit is a tree built from 2AALUs. The computation continues downstream of the gate that gives a 1 output, terminating at a  $\mathcal{C}_{PR}$  at level  $\ell=1$ . For each 2AALU, the computation involves no more than feeding the received input from the 2AALU at the previous tree level, as well as the  $\Phi$  input, to its two logic gates.

Let's consider an example where all the  $\Phi$  inputs are 0. Given a circuit of tree depth  $\mathcal{L}$ , the output will be of length  $\mathcal{L}-2$  with en-

tries all being of value 1. Let's see why. Suppose the nest depth is  $\mathcal{L} = 5$ . Here, the output is (1,1,1). The leftmost entry is determined at tree level  $\ell=4$ , the second at tree level  $\ell=3$ , and the third entry determined at tree level  $\ell = 2$ .  $\Psi$  sends a 1, as always.  $\Phi_4$  will, in this case, send a 0. So, the inputs at  $\ell=4$ are 1 and 0. The AND gate will produce a 0, and the XOR gate will produce a 1, since  $1 \wedge 0 = 0$  and  $1 \vee 0 = 1$ . Thus, the computation proceeds to the vertex downstream of the XOR gate. At the next level,  $\ell=3$ , an AND gate and XOR gate are fed the 1 from the XOR gate at  $\ell = 4$ . We'll write these new gates as  $\Gamma_3^{\rm AND}$  and  $\Gamma_3^{\rm XOR}$ . So,  $\Gamma_3^{\rm AND}$  and  $\Gamma_3^{\rm XOR}$  receive a 1 from  $\Gamma_4^{\rm XOR}$  and another input from  $\Phi_3$ . In this case,  $\Phi_3$  will also give a 0 (since we're considering the example of all Φ values being 0). Thus, again,  $\Gamma_3^{XOR}$  will yield a 1, and  $\Gamma_3^{AND}$  will yield a 0. At  $\ell=2$ ,  $\Gamma_2^{AND}$  and  $\Gamma_2^{XOR}$  receive a 1 from  $\Gamma_3^{XOR}$  and a 0 from  $\Phi_2$ , so  $\Gamma_2^{\text{AND}}$  will give a 0, and  $\Gamma_2^{\text{XOR}}$  will give a 1. Downstream of  $\Gamma_2^{\text{XOR}}$  is a  $\mathcal{C}_{\text{PR}}$  whose address  $\mathfrak{A}\left(\mathcal{C}_{PR}\right)$  matches the output values in the tree: its address is (1,1,1). Thus, with respect to the tree, we took a path of three consecutive XOR gates and terminated at the (1, 1, 1)addressed processor register.




Figure 1: An illustration of a circuit tree with three 2AALUs. Each blue square is a  $\Phi$  input, and the gray square is the  $\Psi$  input.




Figure 2: An illustration of the tree structure of the Hensel processor circuit, with each vertex its own 2AALU, as visualized via a callout.

Next, suppose we modify (1,1,1) to (1,0,1). The modification is given by  $\Phi_3$ : it gives a 1. Thus,  $\Gamma_3^{\text{XOR}}$  will give an output of 0, and  $\Gamma_3^{\text{AND}}$  will give an output of 1; now we've taken a new path down the tree, downstream of  $\Gamma_3^{\text{AND}}$ .

The  $\mathcal{C}_{PR}$  are positioned at the ends of circuit tree paths such that, for a given path, its  $\mathcal{C}_{PR}$  has an address whose entries are the same as the XOR gate values computed by the 2AALUs that compose the path. In this case, the address is (1,0,1), as were the XOR gate values. We can be more precise. Let  $\mathfrak{C} = (V, A)$  be a directed graph with vertices V and directed edges given by ordered pairs A, where  $deg^+(v_i \in V) = 2$  and  $deg^-(v_i \in V) = 1$  (for  $i \ge 1$ ),  $deg^-(v_i \in V) = 0$  for the case of i = 0 (i.e., the source vertex), and  $deg^+(v_k\in V)=0$  where the  $v_k,$  given  $|V|=2+\sum_{n=0}^{N=2}2^n,$  are the final  $2^{N-2}$  vertices (i.e., the sinks). A path in the circuit tree can be written as  $\Pi = (V', A')$ , where  $V' \subset V$ ,  $A' \subset A$ , and  $A' = (v'_1, v'_2), (v'_2, v'_3), \dots, (v'_{L-1}, v'_L).$ Each  $v_i'$ , for  $2 \le i \le \mathcal{L} - 1$ , corresponds to a 2AALU. Let  $^{\text{val}}\Gamma_{\ell}^{\text{XOR}}\left(\mathbf{v}_{i}^{\prime}\right)$  be the XOR-gate

value of a given 2AALU. Then, in A', the vertex  $v'_{\mathcal{L}}$  is a  $\mathcal{C}_{PR}$  whose address  $\mathfrak A$  is  $\binom{\mathsf{val}\,\Gamma_\ell^{\mathsf{XOR}}\,(\mathsf{v}'_1)\,,\ldots,\mathsf{val}\,\Gamma_\ell^{\mathsf{XOR}}\,(\mathsf{v}'_{\mathcal{L}-1})$ ). This is by design. With each path  $\Pi$  terminating in a different and unique  $\mathcal{C}_{PR}$ , we can write the path as  $\Pi\left(\mathcal{A}^{\binom{\mathsf{val}\,\Gamma_\ell^{\mathsf{XOR}}\,(\mathsf{v}'_1),\ldots,\mathsf{val}\,\Gamma_\ell^{\mathsf{XOR}}\,(\mathsf{v}'_{\mathcal{L}-1})}\right)$ . One thus gets  $\chi$ - $\mathfrak A$  matching for free;  $\chi$ -modification via  $\Phi$ -perturbation directs the circuit tree path to the  $\mathcal{C}_{PR}$  with the matching address.

As another example, suppose we have a nest depth of  $\mathcal{L}=7$ . Let our input operand be (0,1,1,0), with our arithmetic to yield (1,0,1,1). In this case, we begin with  $\Pi\left(\mathfrak{A}^{(0,1,1,0)}\right)$  and obtain  $\Pi\left(\mathfrak{A}^{(1,0,1,1)}\right)$ . The changes are executed by  $\Phi_5$ ,  $\Phi_4$ , and  $\Phi_2$ . We will call the effectuated change-of-path under  $\chi$ -modification a  $\Phi$ -perturbation. That is to say,  $\chi$ -modification is performed at each level, and the overall change effectuated in the circuit tree is a  $\Phi$ -perturbation, with  $\chi$ -modification giving a new operand and  $\Phi$ -perturbation giving a new  $\Pi$ .

#### 3 2AALUs and the CPU

## 3.1 2AALU Packaging and Nested Design

Naturally, a given path in the circuit tree will necessarily progress down multiple tree levels. Arithmetic operations amount to  $\Phi_{\ell}$ perturbations applied at each level  $\ell$ . The Hensel processor is itself of clustered form, designed to deliver  $\Phi_{\ell}$ -perturbations in parallel, by arranging 2AALUs at multiple levels. The multi-level design is modular and nested. A given 2AALU at level  $\ell=n$  (where  $2 \le n \le \mathcal{L} - 1$ ) is equipped with two logic gates, each of which, in turn, feeds into a 2AALU at level  $\ell = n - 1$ . Hardware-wise, each  $\ell=n$  2AALU is packaged in a carrier. In the case of the Hensel processor, these carriers are packaged inside one another, such that the carrier for a 2AALU at level  $\ell=n-1$ fed by a 2AALU at level  $\ell=n$  is packaged

within the carrier for the  $\ell=n$  2AALU, with the  $\ell=n-1$  carrier necessarily of smaller size than the  $\ell=n$  2AALU carrier. (It should be noted, however, that although being packaged within one another, all 2AALUs are nonetheless to be directly surface-mounted to the printed circuit board.) Nested packaging as such is illustrated in Figure 3.

The correspondence between carrier packaging and circuit tree structure is then as follows. A given 2AALU in a circuit tree will be packaged in the carrier for the 2AALU that is its parent vertex in the tree, as well as the other 2AALU which shares the same parent vertex. For a given 2AALU vertex  $v \in V$  in  $\mathfrak{C}$ , let  $\mathcal{K}$  be a set representing the carrier package for the 2AALU. The nested packaging procedure for the Hensel CPU processor is then as follows:

$$(v_i, v_i) \in A \implies \mathcal{K}(v_i) \subset \mathcal{K}(v_i)$$
 (1)





Figure 3: Illustration of nested packaging for 2AALU carriers.






Figure 4: Comparison of 2AALU combinational logic tree structure and processor register distribution. The processor registers are highlighted blue (as sink vertices in the tree on the left and as occupants of level  $\ell=\mathcal{L}$  in the nested processor structure on the right).

As illustrated in Figure 4, there is a correspondence between the tree structure of 2AALU combinational logic and the spatial distribution of processor registers in the Hensel processor cluster. This correspondence is the entirely by design: each path in the circuit tree terminates at a distinct processor register, and processor registers are positioned in the processor cluster according to their location in the circuit tree.

### 3.2 $\pi$ -Sequence Passing

Following a computation, the new operand, the output, must in turn be taken up by the load-store architecture of the Hensel CPU, as described in previous reports. Not unlike the case of hop calculus, the term " $\pi$ -sequence passing" has been used previously as a high-level shorthand for this process. Let us consider a more rarefied description herein. For expository gentleness, let us begin with the non-parallelized case where, at any given time, the master processor register,  $\mathcal{M}_{PR}$ , is loaded with a particular operand. The FC-3-2025 encoding of this operand is decompounded into  $\chi$ -IDs, which are then loaded to cluster processor registers with matching

addresses. Each  $\mathcal{C}_{PR}$  has an addresses  $\mathfrak{A}^{\chi}_{\pi}$ , where  $\chi$  is the matching ID and  $\pi$  is the  $\pi$ -sequence.  $\mathcal{C}_{PR}$ -loading is described via load operations  $\lambda$ . (See the Virtual Hensel report).

Once an arithmetic computation in the processor has been completed, the new  $\mathcal{C}_{PR}$  at which the circuit tree path terminates under  $\Phi$ -perturbation must in turn be loaded to the  $\mathcal{M}_{PR}$  in place of the original input operand. This is achieved via "re-loads"  $\lambda_{re}$ :

$$\lambda_{\text{re}}^{\mathsf{A}}: \mathfrak{A}_{(*,-,-)}^{\chi} \to \mathfrak{A}_{(*,-,-)}^{\mu(\chi)} \tag{2}$$

$$\lambda_{\text{re}}^{\mathsf{B}}: \mathfrak{A}_{(-,*,-)}^{\chi} \to \mathfrak{A}_{(-,*,-)}^{\mu(\chi)} \tag{3}$$

$$\lambda_{\text{re}}^{\mathsf{C}}: \mathfrak{A}_{(-,-,*)}^{\chi} \to \mathfrak{A}_{(-,-,*)}^{\mu(\chi)} \tag{4}$$

$$\lambda_{\text{re}}^{\text{D}}: \mathfrak{A}_{(-,*,-)}^{\chi} \to \mathfrak{A}_{(-,*,-)}^{\mu(\chi)} \tag{5}$$

where  $\mu$  is a modification, and  $\mu(\chi)$  being the  $\chi$ -modified ID encoding the output operand. (The significance of the subscripts, such as (\*,-,-) pertains to the R<sub>FC</sub>, L<sub>FC</sub>, and T<sub>FC</sub> blocks in the FC-3-2025 encoding of the operand, i.e., its  $\chi^{\mathfrak{d}}$ -IDs, as described in the Virtual Hensel Report. A discussion of loads, i.e.,  $\lambda$  mappings, can be found in the same report.)

Hop Calculus 2AALUS AND THE CPU


Re-loads give a precise description of what in previous reports is described via the shorthand of "\$\pi\$-sequence passing": the \$\pi\$-sequences that were originally \$\lambda\$-loaded to \$\mathcal{C}\_{PR}\$ whose addresses matched the input \$\chi^{\dagger}\$-IDs are now re-loaded (i.e., \$\lambda\_{re}\$-loaded) to the output-\$\chi^{\dagger}\$-matching \$\mathcal{C}\_{PR}\$, such that the output \$\chi^{\dagger}\$-IDs, rather than the input \$\chi^{\dagger}\$-IDs, are now loaded to \$M\_{PR}\$. Following these reloading operations, the output \$\chi^{\dagger}\$-IDs in \$M\_{PR}\$ are recompounded and sent to the load-store unit (as discussed in the Virtual Hensel report).

## 3.3 Hop Calculus

As discussed, the arithmetic operations themselves are manifest in the  $\Phi_\ell$  inputs. The processor executes all  $\Phi_\ell$  in parallel. Then, the processor runs the path computation of the  $\Phi\text{-perturbation}$ , which is not parallel, but imposes but a small additional linear term, O(n), where  $n=\mathcal{L}-1$ . These  $\Phi_\ell$  are the so-called "hop operations" in hop calculus;  $\Phi_\ell$  inputs cause the path to "hop" from the input-terminating path. One gets a new  $\Pi$  by changing at

least one  $\Phi_\ell$  value; thus, one can describe 2AALU arithmetic in terms of  $\Phi$  inputs alone, i.e., in terms of hops, sparing the details of its underlying combinational logic. Thus, it is convenient to describe an arithmetic operation in hop calculus. For instance, returning to the previous example of the computation yielding  $\Pi\left(\mathfrak{A}^{(1,0,1,1)}\right)$  from  $\Pi\left(\mathfrak{A}^{(0,1,1,0)}\right)$ , the  $\Phi_\ell$ -perturbations can be described solely in terms of hops:  $\left(h_5^\sigma,h_4^{\overline{\sigma}},h_2^{\sigma}\right)$ . Here, a  $h_\ell^\sigma$  hop is a  $\Phi_\ell$  input giving a 1 and a  $h_\ell^{\overline{\sigma}}$  hop is a  $\Phi_\ell$  input giving a 0. (See the Virtual Hensel report for a review of hop calculus notation.)

We can more precisely describe the relationships between hops and  $\Phi_\ell$  inputs. Suppose we have a  $\chi^{\mathfrak{d}}$ -ID loaded to a given cluster processor register. Let  $\chi^{\mathfrak{d}}_{(-,-,*)}=(1,1,1,0,1),$  which is the  $T_{FC}$  block for the FC-3-2025 encoding of  $\frac{29}{32}.$  Suppose our arithmetic operation modifies this  $\chi^{\mathfrak{d}}$  block to (1,0,0,0,0). (For instance, if the arithmetic is  $\frac{29}{32}-\frac{13}{32}$ , the output encoding will include the single block  $\chi^{\mathfrak{d}}_{(-,-,*)}=(1,0,0,0,0).$ ) Looking at the IDs, one sees that three modifications are in order, namely at  $\Phi_6$ ,  $\Phi_4$ , and  $\Phi_3.$  Figure 5 illustrates both tree paths, with the  $\Pi$  segments that differ by  $\Phi_\ell$  input highlighted purple.






Figure 5: An illustration of  $\Pi\left(\mathfrak{A}_{-,-,*}^{(1,1,1,0,1)}\right)$  and  $\Pi\left(\mathfrak{A}_{-,-,*}^{(1,0,0,0,0)}\right)$ .  $\Phi_{6}$ ,  $\Phi_{4}$ ,  $\Phi_{3}$  are highlighted purple.




Figure 6: A three-dimensional illustration of Figure 5, with  $\ell$  levels distinguished along the z axis.




Figure 7: Figure 5 as seen from a different angle.

As one can see,  $\Phi_6$ ,  $\Phi_4$ , and  $\Phi_3$  divert the tree path from the processor register with address  $\mathfrak{A}^{(1,1,0,1)}$  to that with address  $\mathfrak{A}^{(1,0,0,0,0)}$ .  $\Phi_6$  directs the tree leftward, rather than rightward;  $\Phi_4$  also directs the tree leftward rather than rightward; and  $\Phi_3$  directs the tree upward rather than downward. Figures 6 and 7 give three-dimensional illustrations, with  $\ell$ -level parameterized by the z-axis, and the points at level  $\ell=1$  being the  $\mathcal{C}_{PR}$  at which the computations terminate. These figures illustrate the effect of  $\Phi$ -perturbations on both circuit tree paths and the processor register destinations.

## 3.4 Parallelization and Scaling

Thus far, our descriptions have been restricted to a Hensel processor with a single circuit tree. However, there is no reason why multiple trees cannot be employed, so long as each  $\mathcal{C}_{PR}$  is designed to accept multiple inputs and the 2AALU carriers are designed to package multiple trees. Multiple trees would allow for parallelization of FC-2-2025 instruction execution; the processor could perform arithmetic on multiple inputs via multiple circuit trees.